Metal-insulator-metal thin film capacitors with ZrO2/Al2O3/ZrO2 as insulator are common for state of the art 20 nm DRAM technology applications. For the first time, ZrO2/SrO/ZrO2 thin films with TiN electrodes are deposited by physical vapor deposition. Electrical characterization is done and compared with ZrO2/Al2O3/ZrO2 and pure ZrO2 metal-insulator-metal capacitor stacks. Leakage current and capacitance measurement data are presented. Additionally, the metal/insulator interface is investigated by internal photoemission spectroscopy.
I. INTRODUCTION
For many years, the dynamic random access memory (DRAM) was the scaling driver in semiconductor industry. Continuous downscaling of the cell dimension led to the introduction of high-k materials in a 3-dimensional cylindrical capacitor geometry with metal electrodes. Currently, the most common DRAM capacitor consists of a symmetrical ZrO2/Al2O3/ZrO2 (ZAZ) stack [1] [2] [3] . Intensive research is done on strontium titanate (STO) based capacitors, but here the DRAM target thickness of <6 nm is very critical to reach [4] [5] .
Accordingly, additional research is necessary to optimize the current ZrO2 based material stack.
Thin ZrO2 films crystallize in the tetragonal phase and have a permittivity k of around 40 but suffer from high leakage current [6] . Introduction of a thin interlayer of amorphous Al2O3 within the stack suppresses the leakage below the common DRAM criteria of 100 nA/cm² and leads to a reliability improvement, but lowers the effective dielectric constant and therefore, the capacitance equivalent thickness (CET). Replacing Al2O3 with a material with a higher k-value will enhance the stack CET without degrading the leakage performance.
Therefore, it is important to find a material with a crystallization temperature high enough to remain amorphous after electrode deposition. One promising candidate would be strontium oxide. SrO has a reported dielectric constant of 16, a crystallization temperature higher than 600 °C [7] , and a band gap of ~4.5 eV mixed in amorphous HfO2 [8] . Table 1 summarizes the band gap, k-value and crystallization temperature of crystal ZrO2 and amorphous Al2O3 and SrO.
This work presents results of pure ZrO2 film as well as metal-insulator-metal (MIM) stacks with Al2O3 (ZAZ) and SrO (ZSrZ) as interlayer. 
II. EXPERIMENTAL PROCEDURE
The whole MIM stack was prepared by an in-situ physical vapor deposition (PVD) process in a Bestec UHV cluster tool. First, TiN was deposited at a substrate temperature of 300 °C as bottom electrode (BE).
Afterwards, the ZrO2/X/ZrO2 stack was prepared at room temperature. Finally, the TiN top electrode (TE) was grown again at 300 °C. After MIM stack deposition crystallization of the ZrO2 was induced by a 450 °C anneal for 10 minutes in a nitrogen atmosphere. Annealing at this temperature is required to reach fully crystallized ZrO2 layers with a k-value of ~40. To form the individual capacitor structures, platinum dots were evaporated onto the top TiN layer in a Bestec evaporation chamber. The size of the pads was determined by the Pt dots used as a hard mask for the structuring of the TE. Thus, the top TiN layer was removed outside the pads with a diluted standard clean 1 (SC-1) solution. The oxide thickness of the investigated samples was 5-10 nm.
Electrical characterization was done using a semiautomatic probe station from Cascade Microtech and an Agilent B1500A Semiconductor Device Parameter Analyzer, equipped with Source Monitor Units and a Capacitance Measurement Unit. To characterize the material reliability conventional voltage ramp stress VBD tests were performed, with an additional sense current measurement at a fixed low voltage.
III. RESULTS AND DISCUSSION

Fig. 1 shows the current-voltage (I-V) characteristic for the three investigated material stacks as black lines.
Measurements were performed at elevated temperature of 125 °C to activate trap related phenomena like stress induced leakage current (SILC). The voltage was ramped from 0 V up to dielectric breakdown, while the voltage step size was 100 mV. It can be seen that for both interlayers the leakage current is reduced compared to the pure ZrO2 film. For positive bias the stress current is slightly higher, which can be related to a TiOx based interface formation at the BE during TE deposition and anneal [11] . This fact and the presence of SILC for positive bias at the TE will be discussed later in this section.
FIG. 1.
Voltage-current traces of 5nm ZrO2, ZAZ and ZSrZ films at a temperature of 125 °C. At certain current level a fixed SILC sense voltage is applied.
As shown in Fig. 1 , the leakage could be reduced to a comparable level for both Al2O3 and SrO interlayer. For comparison reason, data from literature for atomic layer deposited (ALD) films annealed at a comparable thermal budget are included [12] . ALD is the favored deposition technique for DRAM manufacturing, because it allows fabrication of 3-dimensional, high aspect ratio capacitor structures with a conformal and homogeneous thickness. However, here PVD was used to enable straightforward implementation of different sputter materials in the material stack without time consuming process development as expected for ALD deposition. Nevertheless, as presented in Fig. 2 , the CET values of the PVD layers are close to results of ALD films. For the PVD film stack it can be seen, that at DRAM target leakage of 100 nA/cm² the CET of the ZAZ films increases compared to pure ZrO2. For the stack with the SrO interlayer the CET could be improved, due to the higher k-value of SrO. DRAM capacitors need even small improvements to be able to scale to the next technology node. These results are indicating the enhancement potential which might be further increased by going to ALD-based dielectric layers.
To get a closer look on the breakdown and SILC behavior for the investigated film stacks, the voltage ramp was extended by a sensing step. At a certain current level a fixed sense voltage was applied after each stress step for SILC monitoring. As presented in Fig. 1(red) , the sense current shows a bias dependent behavior. For negative bias at the TE, meaning electron injection from the TE, the sense current is almost stable up to hard breakdown. For BE injection, the sense current traces show a SILC related continuous increase before breakdown.
As mentioned before, the metal/dielectric interface is different for top and bottom electrode. Therefore, the tunneling barrier height is expected to be different and also a higher interface roughness can lead to large electric field peaks at the bottom metal/dielectric interface [13] . To investigate the influence of the tunneling barrier height, internal photoemission was measured on the pure TiN/ZrO2/TiN MIM stack [14] . Fig. 3 shows the results for positive bias at the TE. First, the electron IPE shows a threshold of ~2 eV, which corresponds to the energy barrier between the Fermi level of the metal and the bottom of the ZrO2 conduction band. Two additional features can be seen at ~4 eV and ~5.8 eV. The value of 5.8 eV represents the band gap of pure ZrO2, whereas, as published by Lucovsky et al., the 4 eV value hints on the formation of a TiOx network at the interface to the TiN electrode [15] . 
IV. CONCLUSION
The thickness scaling of DRAM capacitor dielectrics is close to its physical limits at the 20 nm technology node. Therefore, the requirements of the DRAM capacitor dielectric are quite challenging for future generation nodes. A ZrO2 based material is the material of choice due to his high-k value of ~40, in crystalline phase, and its band gap of 5.8 eV. Previously, an Al2O3 interlayer was introduced to improve leakage and reliability, but with the disadvantaged of a lowering of the effective k-value. Here, film properties were further enhanced by including SrO to increase the overall k-value of the capacitor dielectric, which resulted in an improved CETleakage ratio compared to ZAZ film stacks. Additionally, a promising influence on VBD was shown.
Summarizing, the replacement of Al2O3 in actual DRAM dielectric stacks by another material with a higher kvalue, is an interesting pathway for further stack improvement to enable future DRAM generation nodes.
Further dielectric and electrode materials need to be screened to reach future requirements, but every incremental step is important to fine-tune the electrical properties.
